


ما هي أنواع الذاكرة memory (مطابق تخزين البيانات)

الذاكرة الواحدة memory element يخزن 1 bit
 ويتم إجراء حاجتها على الذاكرة memory element



EX (8) For latches \rightarrow SR \rightarrow D




EX: For Flip Flops \rightarrow SR \rightarrow D \rightarrow JK \rightarrow T

ملاحظات مهمة عند تصميم الذاكرة

- symbol
- Logic Diagram
- Truth / chis table
- chis equation
- excitation table
- when (clock)

SR latch

MOR = و NAND = $\bar{A} \cdot B$



(4 latch)

Active High input SR latch

Logic diagram


Active Low input $\bar{S} - \bar{R}$ latch

EXC1) using NOR

Char table


S	R	$Q_{initial}$	Q	\bar{Q}	
0	0	0	0	1	$Q = Q_0$
0	0	1	1	0	$Q = Q_0$
0	1	0	0	1	$Q = 0$
0	1	1	0	1	$Q = 0$
1	0	0	1	0	$Q = 1$
1	0	1	1	0	$Q = 1$
1	1	0	0	0	(forbidden)
1	1	1	0	0	(forbidden)

1




if $R=0, S=0, Q_0=0 \Rightarrow (\bar{Q}=1, Q=0)$

2



if $R=0, S=0, Q_0=1 \Rightarrow (\bar{Q}=0, Q=1)$




if $R=1, S=0, Q_0=0 \Rightarrow Q=0, \bar{Q}=1$


if $R=1, S=0, Q_0=1 \Rightarrow Q=0, \bar{Q}=1$

تحليل: $Q=1$ \therefore دخل النور الى سمت 1 \therefore خرج $\bar{Q}=0$
 \therefore دخل النور الى فتحة 0 \therefore خرج $Q=0$ ويرجع Q و \bar{Q}
 للفتحة (0,0) \therefore خرج $\bar{Q}=1$ و $Q=0$ النور الى فتحة 0

3) if $R=1, S=0, Q_0=1 \Rightarrow (\bar{Q}=1, Q=0)$




4) if $R=0, S=1, Q_0=0 \Rightarrow (\bar{Q}=0, Q=1)$



تحليل: $Q=0$ \therefore النور الى فتحة خرج $Q=0$
 2 (النور الى فتحة خرج $Q=1$) $(Q=1)$
 و \bar{Q} النور الى فتحة خرج $\bar{Q}=0$ $(\bar{Q}=0)$

5) if $R=0, S=1, Q_0=1 \Rightarrow (\bar{Q}=0, Q=1)$



7) 8)


Forbidden (Not allowed for R & S to be high in the same time)

(4)

S	R	Q _{next} state
0	0	Q ₀ (no change)
0	1	0
1	0	1
1	1	invalid (Q = Q̄)


عنه تكتب الجدول الخاص به
(characteristic table)
Q_{next} = S + R̄Q₀ this eqn

if we used NAND gates




S̄	R̄	Q
0	0	Q = Q̄ = 1 invalid
0	1	1
1	0	0
1	1	Q ₀ (no change)

EX1)



SR
Find Q (NOR)
if initially Q = 0


EX2) set



SR (NOR)
Q₀ = 0

Q ₀	Q _{next}	S	R
0	0	0	X (1/0)
0	1	1	0
1	0	0	1
1	1	X	0

Excitation table



(5) nand

S	R	Q
0	0	invalid (Q=Q-bar=1)
0	1	1
1	0	0
1	1	Q, no change

① $S=0, R=0 \therefore \bar{S}=1, \bar{R}=1$

فترض $Q=1$ \therefore الناتج تحت $(1,1)$ $\therefore Q=0$ وفرض $Q=0$ $\therefore Q=1$ وهذا تناقض
 $(1,1)$ وفرض $Q=0$ $\therefore Q=0$ $\therefore Q=0$ $\therefore Q=0$ $\therefore Q=0$
 (No-change)

② $\bar{S}=1, \bar{R}=0$

$\therefore \bar{Q}=1$, input of upper nand = $(1,1) \therefore Q=0$
 وبشكل متساوي $1=\bar{Q}$ $\therefore Q=0$

③ $\bar{S}=0, \bar{R}=1$

$\therefore Q=0$, input of lower nand = $(0,1) \therefore \bar{Q}=1$
 \therefore input of upper nand = $(1,0) \therefore Q=1, \bar{Q}=0$
 وبشكل متساوي $0=\bar{Q}$ $\therefore Q=1$

④ $\bar{S}=0, \bar{R}=0$


$\therefore Q=1, \bar{Q}=1$
 \therefore input of lower nand = $(1,0) \therefore \bar{Q}=1$
 \therefore input of upper nand = $(1,1) \Rightarrow Q=1$
 \therefore invalid state $\left. \begin{array}{l} \text{invalid} \\ \bar{Q} \text{ is not for } Q \end{array} \right\}$
 حيث يجب أن يكون Q و \bar{Q} متعاكسين

Nand SR \rightarrow active low \bar{S}, \bar{R}
 NOR SR \rightarrow " High


6

[3] SR Latch with Enable
 = Controlled SR Latch
 = Gated SR Latch

(IC 74HC75)



OR



E	S	R	Q _{next}
0	X	X	Q ₀ } nochange
1	0	0	Q ₀ }
1	0	1	0 } reset
1	1	0	1 } set
1	1	1	Q = Q } invalid

(1) if $E=0$

∴ بغير التغير ل S و R و \bar{S} و \bar{R} ∴ $1 \cdot 1 = \bar{R}$ و $0 = \bar{S}$

و ده سبب اياها Nochange وقتاً طويلاً ∴ (5)

(2) if $E=1$ كذا 4 احوال

(P) اول احوال لو $0=R=1=S$ ∴ نفس احوال $1=\bar{R}=0=\bar{S}$ ∴ ده معناه Nochange

(U) لو $0=R$ و $1=S$ ∴ $1=\bar{R}$ و $0=\bar{S}$ ∴ $1=Q$ و $0=\bar{Q}$

∴ ده احوال $0=(1 \cdot 1)=\bar{Q}$ و $1=Q$



(H) لو $1=R$ و $0=S$ ∴ $1=R$ و $0=\bar{S}$ ∴ $0=\bar{R}$ و $1=\bar{S}$ ∴ $0=Q$ و $1=\bar{Q}$

$Q=0, \bar{Q}=1$

(S) لو $1=R$ و $1=S$ ∴ $1=R$ و $0=\bar{S}$ ∴ ده احوال $1=\bar{R}$ و $0=\bar{S}$ ∴ ده احوال

7

EX) Determine Q if SR latch is initially Reset




Reset $\bar{R}=1, \bar{S}=0$ no change $\bar{R}=0, \bar{S}=1$ set enable $\bar{R}=0, \bar{S}=0$ $\bar{R}=1, \bar{S}=1$ no change
 $\bar{R}=1, \bar{S}=0$ no change $\bar{R}=0, \bar{S}=1$ set $\bar{R}=0, \bar{S}=0$ enable $\bar{R}=1, \bar{S}=1$ no change
 no change $\bar{R}=0, \bar{S}=1$ set $\bar{R}=1, \bar{S}=0$ reset $\bar{R}=0, \bar{S}=0$ enable $\bar{R}=1, \bar{S}=1$ no change
 * (not allowed $\bar{R}=1, \bar{S}=0$)


8

4) D-latch


E_n	Data	Q
0	x	Q_0 no change
1	0	0 reset
1	1	1 set



EX1)
ij)



EX2)
ij)



invalid (مستعمله) د En د D latch سين